Abstract-In this paper, a two-degrees-of-freedom control structure is proposed to minimize both total harmonic distortion and tracking error of inverter output voltage, adopting a resonant tracking controller and a modified uncertainty and disturbance estimator (UDE). Owing to the two-degrees-of-freedom feature of the proposed control strategy, tracking and disturbance rejection tasks are decoupled and treated almost independently. A time-delay action is introduced into a commonly adopted low-pass UDE filter to minimize the output impedance magnitude around the odd harmonics, which is typical to nonlinear loads. Once the disturbance is properly rejected, a tracking resonant controller is designed to force the output of the nominal system to follow a sinusoidal reference with near-zero amplitude and phase error. The performance of the proposed control structure is fully verified by the experimental results.
common control tasks. A variety of control strategies have been proposed in the literature to cope with the THD improvement problem [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] . It was recently understood that the THD minimization task is directly related to inverter output impedance [1] . In [13] , the output impedance of an inverter was shown to be influenced by the control strategy adopted. Therefore, reducing the output impedance magnitude may enhance output voltage quality [1] , [14] [15] [16] . It should be emphasized that when driving nonlinear loads, only the values of inverter output impedance magnitude at harmonic frequencies are of interest for THD reduction. Moreover, in single-phase inverters, only odd harmonics should be treated. In [17] [18] [19] [20] [21] [22] [23] , multiresonant controllers were proposed to reduce the output voltage THD by minimizing output impedance magnitude at multiples of the base operating frequency. However, classical multiresonant control structures are of the single-degrees-of-freedom type and hence, do not allow decoupling of tracking and disturbance rejection.
Disturbance observer (DOB)-based controllers [24] [25] [26] are probably the most widely used two-degrees-of-freedom structure, allowing the aforementioned decoupling to be attained. There, the DOB nominalizes the system [27] by estimating and compensating the total uncertainty and disturbance while a tracking controller is only concerned with forcing the nominal system to follow the reference precisely. In [28] , a subset of DOB named uncertainty and disturbance estimator (UDE) was utilized to solve the problem of inverter output voltage quality. UDE was initially proposed in [30] , elaborated in [31] [32] [33] [34] [35] [36] [37] [38] , and applied to a variety of control tasks [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] . Its functionality is based on the assumption that appropriate filtering can approximate any continuous uncertainty and disturbance, and then compensate it by opposite-phase injection. It was shown in [28] that the two-degrees-of-freedom controller may directly impose disturbance rejection through the output impedance by appropriate filter design without sensing the output current. In addition, the proposed multiband-stop-filter structure was capable of both reducing the value of output impedance magnitude around the regions of interest and provided robustness to fundamental frequency variations. The main drawback of the method proposed in [28] is the effort required to obtain the required filter type and order, in addition to cumbersome structure, whose complexity increases according to the amount of harmonics to be treated (similar to multiresonant controllers).
In this paper, a UDE-based controller equipped with a different filter is proposed to tackle the disturbance rejection task. The proposed filter resembles a classical UDE filter with a slight modification based on introducing a time delay into the estimator structure [49] . This results in a repetitive-like action [50] , translated into enhanced disturbance rejection capabilities at base frequency multiples, as desired. The proposed filter is easy to implement and the resulting structure is of low complexity. In order to cope with the tracking task, a resonant controller (rather than proportional one in [28] ) is utilized, allowing the transient response to be shaped according to prescribed behavior [51] . A combination of resonant and repetitive control was used in [52] [53] [54] using different control structures, yielding excellent performance and providing additional motivation to this paper. Performance comparison between the system in [28] and the one proposed here reveals the superiority of the latter in terms of both output voltage THD and settling time under the same operating conditions. On the other hand, the robustness to base frequency variations of the former is superior to that of the algorithm proposed here.
The rest of this paper is organized as follows. The proposed control algorithm is presented in general form in Section II, while its application to enhancing voltage quality of inverters is described in Section III. Experimental validation of the proposed method is given in Section IV and conclusions are drawn in Section V.
II. PROPOSED ALGORITHM
Consider a stable uncertain linear SISO system with disturbance,
where y(t) is the system output, a n and Δa are nominal (or known) and unknown parts of a > 0, respectively, u(t) is the control input, b n and Δb are nominal (or known) and unknown parts of b, respectively, and f (t) is the external disturbance. The system output y(t) is desired to track a reference signal given by
while rejecting the disturbance described by
Rearranging (1), there iṡ
with
denoting the total uncertainty and disturbance (TUD). Note that according to (2) , (3), and (5), TUD may be expressed as
In order to accomplish both the above-mentioned goals, it is proposed to utilize a two-degrees-of-freedom structure by splitting the control signal as
where u t (t) and u d (t) denote the outputs of tracking controller and disturbance observer, respectively. It is shown next that both controllers may be designed independently as long as the total available control bandwidth is not violated.
A. Disturbance Observer
Substituting (7) into (4), there iṡ
If
, then the TUD would be canceled and the system would become nominalized. However, d(t) contains uncertain and nonmeasurable terms, hence it should be properly estimated. Note that TUD may be derived from (8) as follows:
Unfortunately, (9) cannot be utilized because of causality issues. UDE-based control estimates the TUD by passing it through a linear filter G f (s), possessing near-unity gain and near-zero phase over the frequency range, where the energy of d(t) is nonzero, i.e.,
where " * " is the convolution operator and g f (t) is the impulse response of G f (s). Combining (8)-(10) and rearranging gives
with L −1 {·} symbolizing the inverse Laplace transform operator, Y (s) and U t (s) denoting Laplace transforms of y(t) and u t (t), respectively, L f (s) = G f (s)/H f (s) signifying disturbance rejection loop gain and
Further substituting (11) into (8) results iṅ
with D(s) denoting the Laplace transform of d(t). According to (13) , in the case of G f (s) = 1 (or H f (s) = 0) at multiples of the base frequency ω 0 , the TUD will be rejected completely [cf., (3)].
In order to design suitable G f (s), first note that the following holds in steady state:
with T 0 = 2π/ω 0 , i.e.,
may be utilized as an estimate of TUD, i.e.,
which is a time-delayed filter extensively investigated in [55] [56] [57] . Bode diagram of (16) is shown in Fig. 1 for T 0 = 20 ms. It is evident that H f (s) possesses zero magnitude at 50 Hz multiples, as desired. Unfortunately, the filter is characterized by infinite bandwidth as well, and therefore, cannot be realized as is. It is possible to restrict the filter bandwidth by modifying (15) as follows:
with w(t) and W (s) denoting impulse response of a low-pass filter and its corresponding Laplace transform. This gives
However, G f (s) = 1 for any practical W (s) at multiples of ω 0 . As a result, the magnitude of H f (s) would be different than zero at these frequencies. A Bode diagram of (18) is shown in Fig. 2 (a) for T 0 = 20 ms and W (s) = 2000π s+2000π . As shown in Fig. 2(b) , the valleys of |H f (s)| are now shifted to the left from desired positions, their corresponding values are nonzero and they are increasing for higher frequencies. While the latter may be acceptable in practical systems since D n in (6) decreases as n increases, nonaccurate valley positions may significantly deteriorate the disturbance rejection performance. The valley position shift is caused by the filter-induced phase lag. Therefore, it is suggested to reduce the delay time in (17) as follows: 
where ΔT is the delay of W (s) at ω 0 . This gives
A Bode diagram of (20) is shown in Fig. 3 In case the TUD in (6) possesses odd symmetry, it would contain odd harmonics only [58] . Then, (14) may be rewritten as follows:
and (19) becomes 
This gives
Bode diagram of (23) Fig. 4(b) . The values of |H f (s)| valleys are similar to those of (20) , however for the case of digital implementation the amount of memory used to implement the delay in (23) is half of that needed for implementing (20) .
It is interesting to explore the influence of increasing filter order on disturbance rejection loop gain. Table I Table I along with zooms around the first [see The following may be observed. 1) Increasing the filter order above 1 greatly improves the disturbance rejection at relevant frequencies.
2) The values of |H f (ω 0 )| are quite similar for UDE utilizing second and third order filters. 3) Higher order filter utilization leads to a better disturbance rejection at higher base frequency multiples. 4) Location of resonant peaks is shifted for n ≥ 3. This is due to the fact that the phase shift correction via ΔT is performed according to n = 1. Therefore, in case rejection of nth harmonic is the most significant, ΔT should be calculated accordingly.
B. Tracking Controller
If the system is properly nominalized by the disturbance rejection controller, then
In order to make sure that y(t) follows the reference (2), the desired response is formulated as follows:
with ω t denoting the magnitude convergence rate. Hence,
is the desired complementary sensitivity function with Y * (s) symbolizing the Laplace transform of y * (t), indicating that transient response influences the envelope only without affecting either frequency or phase. On the other hand, if the output of the tracking controller C t (s) is given by with P n (s) defined in (12) and L t (s) symbolizes tracking-loop gain, derived from (26) as follows:
Interested readers are referred to [51] for detailed analysis of (29) . Combining (26) with (28) 
Note that the obtained controller is characterized by infinite gain at ω 0 as expected, yet is derived intuitively rather than following the generalized integrator theory. The overall control action u(t) is then described by (7) with (11) and (27) . Rearranging, it may be expressed in a two-degrees-of-freedom form as follows:
.
(32) The total nominal-loop gain of the system is then given by
For the boundary case of G f (s) = 0 (no disturbance rejection loop), L tot (s) = L t (s). On the other hand, in case ω t = 0 (no tracking loop), L tot (s) = L f (s). Hence, for a given desired phase margin (PM) (or control bandwidth), tradeoff between disturbance rejection (set by the bandwidth of L f (s)) and tracking (set by the bandwidth of L t (s)) is expected and must be taken into account when designing the controller.
III. APPLICATION TO IMPROVING THE VOLTAGE QUALITY OF INVERTERS
Consider a single-phase LC filter-based inverter, powered from a dc source v DC . The inverter feeds a nonlinear load, drawing current given in general form by
The control signal u is converted into a PWM signal, driving the converter leg as shown in Fig. 6 . The inverter leg output 
to track the reference given by
by operating with unity displacement factor (achieved by the tracking controller), while minimizing the total harmonic distortion (ensured by disturbance observer), defined by
where
denotes the value of inverter output impedance magnitude at nth multiple of base frequency. Obviously, it is desired to have |Z O n | → 0 in order to achieve good disturbance rejection at relevant frequencies. In order to cope with the task, it is proposed to utilize a cascaded dual-loop control structure (similarly to [28] ), utilizing a PI controller as an inner (inductor current) loop compensator (P controller was utilized in [28] ) and a two-degrees-of-freedom controller, revealed in the preceding section, as the outer (capacitor voltage) loop regulator. Table II summarizes the numerical values of system parameters, used in the simulations and experiments presented later.
A. Inner Loop Controller Design and Analysis
Inductor current dynamics are given by
with T d denoting the overall sampling and switching delay. Defining an auxiliary control input u (t) so that
while assuming that T
−1
d is much higher than bandwidth of v DC , the current plant is linearized as In order to attenuate the remaining disturbance Δv O , proportional-integrative controller
Currentloop gain and complementary sensitivity function are then obtained as follows:
and (43) respectively, with I * L (s) denoting inductor current reference signal, generated by the outer loop controller.
The design of C I (s) is then carried out following [59] . Adopting double-update PWM and sampling as close as possible to the PWM update instance, total transport and computation delay of T d = 45 μs may be achieved [28] , leading to K P I = 7.94·10 4 and τ = 6.53·10 −4 . This gives current loop bandwidth of 2450 Hz with 45°PM and 7 dB gain margin (GM), as shown in Fig. 7 . Complementary sensitivity function actually acts as voltage loop actuator and must be taken into account during outer loop compensator design.
B. Voltage Controller Design and Analysis
Output voltage dynamics are given by
i.e., referring to (4), a n = 0,
). The two-degrees-of-freedom controller (cf., Fig. 8 ) design details are hence as follows.
1) Tracking Controller:
The tracking controller should be designed so that the tracking-loop gain crossover frequency is at least ten times higher than the resonant frequency [51] , i.e.,
Substituting into (26) yields ω t ≈ 4.8ω 0 . Combining (27) , (30) , and (45) yields the output of the tracking controller as [51] 
(46) 2) Disturbance Observer: According to (11) , disturbance observer output is given by
with G f (s) listed in Table I and u t (t) defined in (46). The current reference is then formed by the sum of (46) and (47) [cf., (8)] as follows:
(48) In order to determine the maximum attainable value of ω F , required for disturbance rejection filter G f (s) selection, recall that i * L rather than i L is set by the voltage controller. Therefore, current loop complementary sensitivity function T I (s) acts as the voltage loop actuator and must be properly taken into account by modifying the total nominal-loop gain of the system as follows:
Corresponding inverter output impedance is derived as [28] 
formed by two terms: Z t (s), related to the plant and tracking controller and H f (s), related to UDE filter.
Since significant parameter variations are not expected in the voltage plant, PM of 30°and GM of 5 dB are chosen as minimum values for stability assurance. If larger margins are required the system may be redesigned at the expense of slight reduction of ω t or ω F . Resulting values of ω F along with the resulting stability margins are summarized in Table III . Bode diagram of corresponding overall-loop gain L tot (s) is given in Fig. 9 . It is well-evident that rising the filter order increases the loop gain magnitude (i.e., improves the system disturbance rejection capability) at odd multiples of ω 0 . The output impedance Z O (s) and its forming terms [cf., (50) ] are shown in Fig. 10 for the third order filter. As expected, H f (s) possesses resistive behavior at odd multiples of ω 0 , while Z O (s) is capacitive at ω 0 and slightly inductive at odd multiples of ω 0 due to influence of Z t (s). Table I with cutoff  frequencies in Table III .
IV. VERIFICATION
In order to confirm the revealed control structure, modified Texas Instruments High Voltage Single Phase Inverter Development Kit (TIDK) was employed. Inverter parameters are similar to the values given in Table II . The control system was implemented digitally using a Concerto F28M35 control card. Experimental setup is shown in Fig. 11 .
A. Operation With Linear Load
In order to examine the operation with linear load, the inverter was terminated by a 33 Ω resistor. A third order Butterworth filter-based UDE was employed. Fig. 12 presents the results of steady state operation [see Fig. 12(a) ] as well as full load to no load [see Fig. 12(b) ] and no load to full load [see Fig. 12(c) ] transitions. In addition, Fig. 12(d) demonstrates the system response to reference magnitude variation from 50% to 100% of nominal value. It may be concluded that the system performs well in both steady state and transient regimes. Output voltage THD under linear load was found to be 0.87%. Table I with  cutoff frequencies in Table III . 
B. Operation With Nonlinear Load
In order to inspect the operation under nonlinear load, the 33 Ω resistor was replaced by a diode rectifier, driving a 50 Ω, 940 μF parallel RC load (250 W) with a crest factor of 3.2 ∼ 3.5, depending on the inverter internal impedance. For testing transients, the load resistor has been replaced with 100 Ω resistor to limit the inrush current. Performance utilizing, first, second, and third order Butterworth filter-based UDEs were examined. the increase of filter order, which mainly affects the 3rd and 5th harmonics. Fig. 15 presents the full load to no load and no load to full load transitions for the third order Butterworth filter-based UDE. The no load to full load transient is usually the worst one to expect.
The settling time here is formed by a half-cycle-delay, used in the UDE, filter response time and load transient. According to the results, the performance may be considered satisfactory when the impressive steady state performance is taken into account.
Steady-state system operation under nonlinear load system was also verified under fundamental frequency deviation up to ±1 Hz to examine the robustness. Experimental results are shown in Fig. 16 with corresponding values of THD V indicated. THD V is noticeably affected by base frequency variations. 
C. Comparison With Multiband-Stop Filter-Based UDE
As mentioned above, in a recent paper [28] a similar dual-loop control structure was proposed, utilizing a proportional controller as a current loop regulator and a different two-degreesof-freedom regulator as a voltage controller. A proportional nominal voltage loop tracking controller was employed, while a UDE equipped with a multiband-stop filter was utilized for disturbance rejection. The hardware setup and other operational parameters (switching frequency and load) were similar to the ones in this paper.
Performance comparison results of control structure in [28] and the one proposed in the paper (utilizing a third order Butterworth filter) is summarized in Fig. 17 . Frequency domain distributions and total harmonic distortions of the output voltage are compared in Fig. 17(a) for nominal base frequency operation. It may be concluded that the control structure proposed in this paper outperforms the one in [28] in terms of THD V . However, if the base frequency were to vary, the algorithm in [28] becomes superior to the one proposed here, as shown in Fig. 17(b) . This is because the control structure in [28] was designed especially for ensuring robustness to base frequency variations. The algorithm proposed in this paper outperforms the one in [28] in terms of transient response speed as well, as shown in Fig. 17(c) , which presents the output voltage tracking errors for no load to full load to no load transients.
V. CONCLUSION
In this paper, a two-degrees-of-freedom control structure was proposed for enhancing the output voltage quality of inverters, allowing tracking and disturbance rejection problems to be decoupled. A modified UDE, based on time-delay filter, was utilized to tackle the disturbance rejection task. Employing the proposed filter has led to the minimization of inverter output impedance magnitude around the harmonics of interest, leading to enhanced disturbance rejection capabilities. Once the total uncertainty and disturbance was accurately estimated and eliminated by the proposed disturbance observer, it was possible to impose desired tracking performance by a suitable resonant tracking controller, designed according to a prescribed nominal transient behavior. Theoretical findings were fully supported by experimental results. Possibility to improve robustness to base frequency variations using multiple delay filters [55] [56] [57] , [60] will be examined in future works.
